

Abstract of the Disclosure

[0047] Improved error correction techniques and circuitry are provided. The error correction circuitry may be integrated with a programmable logic device
5 (PLD), or it may be wholly or partly on a separate integrated circuit. The circuitry may be capable of providing data recovery during extended drop out periods of a high speed serial link with an embedded clock signal.